Riviera-PRO™ Users to Benefit from Automatic UVM Register Generation Plus the Latest …

Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has introduced automatic …